pfmlib_gen_ia32.h

Go to the documentation of this file.

/*
 * Intel architectural PMU v1, v2, v3
 *
 * Copyright (c) 2006-2007 Hewlett-Packard Development Company, L.P.
 * Contributed by Stephane Eranian <eranian@hpl.hp.com>
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies
 * of the Software, and to permit persons to whom the Software is furnished to do so,
 * subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
 * PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF
 * CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE
 * OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */
#ifndef __PFMLIB_GEN_IA32_H__
#define __PFMLIB_GEN_IA32_H__

#include <perfmon/pfmlib.h>
/*
 * privilege level mask usage for architected PMU:
 *
 * PFM_PLM0 = OS (kernel, hypervisor, ..)
 * PFM_PLM1 = unused (ignored)
 * PFM_PLM2 = unused (ignored)
 * PFM_PLM3 = USR (user level)
 */

#ifdef __cplusplus
extern "C" {
#endif

/* 
 * upper limit, actual number determined dynamically
 */
#define PMU_GEN_IA32_MAX_COUNTERS PFMLIB_MAX_PMCS

/*
 * Even though, CPUID 0xa returns in eax the actual counter
 * width, the architecture specifies that writes are limited
 * to lower 32-bits. As such, only the lower 32-bit have full
 * degree of freedom. That is the "useable" counter width.
 */
#define PMU_GEN_IA32_COUNTER_WIDTH       32

typedef union {
        unsigned long long val;                 /* complete register value */
        struct {
                unsigned long sel_event_select:8;       /* event mask */
                unsigned long sel_unit_mask:8;          /* unit mask */
                unsigned long sel_usr:1;                /* user level */
                unsigned long sel_os:1;                 /* system level */
                unsigned long sel_edge:1;               /* edge detec */
                unsigned long sel_pc:1;                 /* pin control */
                unsigned long sel_int:1;                /* enable APIC intr */
                unsigned long sel_any:1;                /* any thread (v3) */
                unsigned long sel_en:1;                 /* enable */
                unsigned long sel_inv:1;                /* invert counter mask */
                unsigned long sel_cnt_mask:8;           /* counter mask */
                unsigned long sel_res2:32;
        } perfevtsel;
} pfm_gen_ia32_sel_reg_t;

typedef struct {
        unsigned long           cnt_mask;       /* threshold (cnt_mask)  */
        unsigned int            flags;          /* counter specific flag */
} pfmlib_gen_ia32_counter_t;

#define PFM_GEN_IA32_SEL_INV    0x1     /* inverse */
#define PFM_GEN_IA32_SEL_EDGE   0x2     /* edge detect */
#define PFM_GEN_IA32_SEL_ANYTHR 0x4     /* measure on any thread (v3 and up) */

/*
 * model-specific parameters for the library
 */
typedef struct {
        pfmlib_gen_ia32_counter_t       pfp_gen_ia32_counters[PMU_GEN_IA32_MAX_COUNTERS];
        uint64_t                        reserved[4];    /* for future use */
} pfmlib_gen_ia32_input_param_t;

typedef struct {
        uint64_t        reserved[8];            /* for future use */
} pfmlib_gen_ia32_output_param_t;

#ifdef __cplusplus /* extern C */
}
#endif

#endif /* __PFMLIB_GEN_IA32_H__ */